A CMOS Spectrum Analyzer Frontend for Cognitive Radio Achieving +25dBm IIP3 and -169 dBm/Hz DANL
نویسندگان
چکیده
A dual RF-receiver preceded by discrete-step attenuators is implemented in 65nm CMOS and operates from 0.3– 1.0 GHz. The noise of the receivers is reduced by cross-correlating the two receiver outputs in the digital baseband, allowing attenuation of the RF input signal to increase linearity. With this technique a displayed average noise level below -169 dBm/Hz is obtained with +25 dBm IIP3, giving a spurious-free dynamic range of 89 dB in 1 MHz resolution bandwidth.
منابع مشابه
A Linearity-Improved Ultra-Wideband Balun-LNA for Cognitive Radio
An ultra-wideband low noise amplifier for cognitive radio applications covering 50 MHz to 10 GHz is designed in a 65-nm CMOS technology. A three-stage dc-coupled common source amplifier with RC degeneration at the last stage optimizes the gain, linearity and output gain-phase balancing. Throughout the covered band, the simulated voltage gain is >23.3 dB whereas the noise figure is <3.4 dB. The ...
متن کاملCMOS LNA and Mixer Components for 2GHz applications in 0.18-μm CMOS
This paper describes a low noise variable gain amplifier (LNA) and a mixer for a WCDMA frontend receiver based on a direct architecture in 0.18-μm CMOS. The LNA provides a 50Ω input impedance and utilizes a tuned load to provide high selectivity. The LNA achieves a maximum small signal gain of 16.8 dB and a minimum gain of 4.6 dB with good input return loss. In the high gain and the low gain mo...
متن کاملA 0.2-to-2.0GHz 65nm CMOS receiver without LNA achieving ≫11dBm IIP3 and ≪6.5 dB NF
Spurious-free dynamic range (SFDR) is a key specification of radio receivers and spectrum analyzers, characterizing the maximum distance between signal and noise+distortion. SFDR is limited by the linearity (intercept point IIP3 mostly, sometimes IIP2) and the noise floor. As receivers already have low noise figure (NF) there is more room for improving the SFDR by increasing the linearity. As t...
متن کاملA Wideband Inductorless CMOS Front-End for Software Defined Radio Receivers
The number of wireless communication links is witnessing tremendous growth and new standards are being introduced at high pace. These standards heavily rely on digital signal processing, making CMOS the first technology of choice. However, RF CMOS circuit development is costly and time consuming due to mask costs and design iterations. This pleads for a Software Defined Radio approach, in which...
متن کاملA 2.5V High Linearity CMOS Mixer for 1.9 GHz Applications
A 1.9 GHz (RF) down conversion mixer has been designed in a standard 0.25μ CMOS process. The local oscillator (LO) frequency is at 1.85 GHz. The mixer provides a voltage gain of 2.133 dB while drawing a current of 5.2 mA from a 2.5 V supply. The IIP3 of the mixer is 5.123 dBm and the -1dB compression is at -5.83 dBm. Detailed design process and simulation results are presented in this report.
متن کامل